Amazon cover image
Image from Amazon.com

Power-Efficient High-Speed Parallel-Sampling ADCs for Broadband Multi-carrier Systems [electronic resource] / by Yu Lin, Hans Hegt, Kostas Doris, Arthur H.M. van Roermund.

By: Contributor(s): Material type: TextSeries: Analog Circuits and Signal ProcessingPublisher: Cham : Springer International Publishing : Imprint: Springer, 2015Description: IX, 115 p. 83 illus., 48 illus. in color. online resourceContent type:
  • text
Media type:
  • computer
Carrier type:
  • online resource
ISBN:
  • 9783319176802
Subject(s): Additional physical formats: Printed edition:: No titleDDC classification:
  • 621.3815 23
Online resources:
Contents:
Introduction -- Enhancing ADC performance by exploiting signal properties -- Parallel-sampling ADC architecture for mult-carrier signals -- Implementations of the parallel-sampling ADC architecture -- Conclusions and recommendations.
In: Springer eBooksSummary: This book addresses the challenges of designing high performance analog-to-digital converters (ADCs) based on the "smart data converters" concept, which implies context awareness, on-chip intelligence and adaptation. Readers will learn to exploit various information either a-priori or a-posteriori (obtained from devices, signals, applications or the ambient situations, etc.) for circuit and architecture optimization during the design phase or adaptation during operation, to enhance data converters performance, flexibility, robustness and power-efficiency. The authors focus on exploiting the a-priori knowledge of the system/application to develop enhancement techniques for ADCs, with particular emphasis on improving the power efficiency of high-speed and high-resolution ADCs for broadband multi-carrier systems.
No physical items for this record

Introduction -- Enhancing ADC performance by exploiting signal properties -- Parallel-sampling ADC architecture for mult-carrier signals -- Implementations of the parallel-sampling ADC architecture -- Conclusions and recommendations.

This book addresses the challenges of designing high performance analog-to-digital converters (ADCs) based on the "smart data converters" concept, which implies context awareness, on-chip intelligence and adaptation. Readers will learn to exploit various information either a-priori or a-posteriori (obtained from devices, signals, applications or the ambient situations, etc.) for circuit and architecture optimization during the design phase or adaptation during operation, to enhance data converters performance, flexibility, robustness and power-efficiency. The authors focus on exploiting the a-priori knowledge of the system/application to develop enhancement techniques for ADCs, with particular emphasis on improving the power efficiency of high-speed and high-resolution ADCs for broadband multi-carrier systems.